General Time Synchronisation Method for PLC Programs Aiming at Virtual Verification and Development with CAPE Tools
نویسندگان
چکیده
The latest state-of-the-art Computer Aided Production Engineering (CAPE) simulation technology offers OPC integration for PLC verification. A critical drawback with this technology has been identified and described within this paper. A new time synchronisation method and a simulation architecture are therefore presented and proposed. The time synchronisation method together with the architecture can be used when verifying and developing real-time dependent control logic for industrial control systems, e.g. PLC with CAPE tools. The method described in this paper is general and should work on any PLCs that are compatible with the IEC 61131-3 standard. A test case was also carried out, showing that by disregarding time synchronisation it is impossible to verify real-time dependent PLC functions together with CAPE tools in a reliable way. However, the test case also shows that by applying the proposed time synchronisation method together with the described simulation architecture a successful industrial verification method is achieved.
منابع مشابه
Equivalence Checking between Pre-synthesis and Post-synthesis Programs by Using VIS
PLC (Programmable Logic Controller) [1] has been widely used to implement real-time Software in PRSs (Reactor Protection Systems). Recently, there have been attempts to implement software in RPSs by using FPGA (Field-Programmable Gate Array) [2]. In PLC-based Software development, the design programs are translated into implementation programs, and behavioral equivalence between the design and ...
متن کاملAn Approach Using the B Method to Formal Verification of PLC Programs in an Industrial Setting
This paper presents an approach to verify PLCs, a common platform to control systems in the industry. We automatically translate PLC programs written in the languages of the IEC 61131-3 standard to B models, amenable to formal analysis of safety constraints and general structural properties of the application. This approach thus integrates formal methods into existing industrial processes, incr...
متن کاملElaboration of invariant safety properties from fault-tree analysis
Formal verification of PLC programs using model-checking requires to elaborate previously temporal logic formulae that state in a formal way the properties that must be checked. Unfortunately temporal logic is a formalism totally unknown by automation engineers. This explains why PLC programs developers willing to verify the behavior of their programs are unable to use the existing modelcheckin...
متن کاملFormal Verification of PLC Programs Using the B Method
In this paper we propose an approach to verify PLC programs, a common platform to control systems in the industry. Programs written in the languages of the IEC 61131-3 standard are automatically translated to B machines and are then amenable to formal analysis of safety constraints and general structural properties of the application. This approach thus integrates formal methods into existing i...
متن کاملTimed automaton models for simple programmable logic controllers
We give timed automaton models for a class of Programmable Logic Controller (PLC) applications, that are programmed in a simple fragment of the language Instruction Lists as defined in the standard IEC 1131-3. Two different approaches for modelling timers are suggested, that lead to two different timed automaton models. The purpose of this work is to provide a basis for verification and testing...
متن کامل